<?xml version='1.0' encoding='UTF-8'?>
<?xml-stylesheet href="/static/style.xsl" type="text/xsl"?>
<rss xmlns:atom="http://www.w3.org/2005/Atom" xmlns:content="http://purl.org/rss/1.0/modules/content/" version="2.0">
  <channel>
    <title>Most recent entries from all</title>
    <link>https://vulnerability.circl.lu</link>
    <description>Contains only the most 10 recent entries.</description>
    <docs>http://www.rssboard.org/rss-specification</docs>
    <generator>python-feedgen</generator>
    <language>en</language>
    <lastBuildDate>Sun, 04 Oct 2026 01:45:26 +0000</lastBuildDate>
    <item>
      <title>CVE-2022-49172 — parisc: Fix non-access data TLB cache flush faults</title>
      <link>https://vulnerability.circl.lu/vuln/cve-2022-49172</link>
      <description>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Linux&lt;/p&gt;
&lt;p&gt;In the Linux kernel, the following vulnerability has been resolved:&lt;/p&gt;
&lt;p&gt;parisc: Fix non-access data TLB cache flush faults&lt;/p&gt;
&lt;p&gt;When a page is not present, we get non-access data TLB faults from
the fdc and fic instructions in flush_user_dcache_range_asm and
flush_user_icache_range_asm. When these occur, the cache line is
not invalidated and potentially we get memory corruption. The
problem was hidden by the nullification of the flush instructions.&lt;/p&gt;
&lt;p&gt;These faults also affect performance. With pa8800/pa8900 processors,
there will be 32 faults per 4 KB page since the cache line is 128
bytes.  There will be more faults with earlier processors.&lt;/p&gt;
&lt;p&gt;The problem is fixed by using flush_cache_pages(). It does the flush
using a tmp alias mapping.&lt;/p&gt;
&lt;p&gt;The flush_cache_pages() call in flush_cache_range() flushed too
large a range.&lt;/p&gt;
&lt;p&gt;V2: Remove unnecessary preempt_disable() and preempt_enable() calls.&lt;/p&gt;</description>
      <content:encoded>&lt;p&gt;&lt;strong&gt;Affected:&lt;/strong&gt; Linux&lt;/p&gt;
&lt;p&gt;In the Linux kernel, the following vulnerability has been resolved:&lt;/p&gt;
&lt;p&gt;parisc: Fix non-access data TLB cache flush faults&lt;/p&gt;
&lt;p&gt;When a page is not present, we get non-access data TLB faults from
the fdc and fic instructions in flush_user_dcache_range_asm and
flush_user_icache_range_asm. When these occur, the cache line is
not invalidated and potentially we get memory corruption. The
problem was hidden by the nullification of the flush instructions.&lt;/p&gt;
&lt;p&gt;These faults also affect performance. With pa8800/pa8900 processors,
there will be 32 faults per 4 KB page since the cache line is 128
bytes.  There will be more faults with earlier processors.&lt;/p&gt;
&lt;p&gt;The problem is fixed by using flush_cache_pages(). It does the flush
using a tmp alias mapping.&lt;/p&gt;
&lt;p&gt;The flush_cache_pages() call in flush_cache_range() flushed too
large a range.&lt;/p&gt;
&lt;p&gt;V2: Remove unnecessary preempt_disable() and preempt_enable() calls.&lt;/p&gt;</content:encoded>
      <guid isPermaLink="false">https://vulnerability.circl.lu/vuln/cve-2022-49172</guid>
    </item>
  </channel>
</rss>
